Verify level control criteria for multi-level cell flash memories and their applications by Yongjune Kim et al.
Kim et al. EURASIP Journal on Advances in Signal Processing 2012, 2012:196
http://asp.eurasipjournals.com/content/2012/1/196
RESEARCH Open Access
Verify level control criteria for multi-level
cell ﬂash memories and their applications
Yongjune Kim1, Jaehong Kim2, Jun Jin Kong2, B V K Vijaya Kumar1* and Xin Li1
Abstract
InM-bit/cell multi-level cell (MLC) ﬂash memories, it is more diﬃcult to guarantee the reliability of data asM increases.
The reason is that anM-bit/cell MLC has 2M states whereas a single-level cell (SLC) has only two states. Hence,
compared to SLC, the margin of MLC is reduced, thereby making it sensitive to a number of degradation mechanisms
such as cell-to-cell interference and charge leakage. In ﬂash memories, distances between 2M states can be controlled
by adjusting verify levels during incremental step pulse programming (ISPP). For high data reliability, the control of
verify levels in ISPP is important because the bit error rate (BER) will be aﬀected signiﬁcantly by verify levels. AsM
increases, the verify level control will be more important and complex. In this article, we investigate two verify level
control criteria for MLC ﬂash memories. The ﬁrst criterion is to minimize the overall BER and the second criterion is to
make page BERs equal. The choice between these criteria relates to ﬂash memory architecture, bits per cell, reliability,
and speed performance. Considering these factors, we will discuss the strategy of verify level control in the hybrid
solid state drives (SSD) which are composed of ﬂash memories with diﬀerent number of bits per cell.
Introduction
Flash memory is now the fastest growing memory seg-
ment, driven by the rapid growth of mobile devices and
solid state drives (SSD). To satisfy the market demand
for lower cost per bit and higher density of nonvolatile
memory, there are two approaches: (1) technology scaling,
(2) multi-level cell (MLC) [1-4].
As the technology continues to scale down, ﬂash mem-
ories suﬀer from more severe physical degradation mech-
anisms such as cell-to-cell interference (coupling) and
charge leakage [5,6]. In addition, M-bit/cell MLC ﬂash
memories have 2M states within the threshold voltage
window whereas the single-level cell (SLC) has only two
states. Therefore, the reliability of stored data is an impor-
tant challenge for high density ﬂash memories.
In order to cope with this reliability problem, many
approaches have been proposed. The incremental step
pulse programming (ISPP), which is the most widely used
programming scheme, was proposed to maintain a tight
cell threshold voltage distribution for high reliability [7,8].
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ISPP is a program and verify strategy with a stair case pro-
gram voltage Vpp as illustrated in Figure 1, where Vpp is
the incremental step size. During each program and ver-
ify cycle, the ﬂoating gate threshold voltage is ﬁrst boosted
by up to Vpp and then compared with the correspond-
ing verify level. If the threshold voltage of the memory cell
is still lower than the verify level, the program and ver-
ify iteration continues. Otherwise, further programming
of this cell is disabled [7-10].
Therefore, positions of program states (except the erase
state) are determined by verify levels and the tightness of
each program state depends on the incremental step size
Vpp. By reducing Vpp, the cell threshold voltage dis-
tribution can be made tighter, but the programming time
will increase [7,8]. In brief, ISPP can control both the dis-
tances between states by verify levels and the tightness of
program states by the incremental step size.
For SLC, determining the verify level of the program-
ming state is a simple problem because there is only one
program state and the margin between the erase state and
the program state is suﬃciently large so that small changes
in the margin will not change the error rates noticeably.
However, the verify level control issue forM-bit/cell ﬂash
memories is more important and complex than that for
SLC. This is because 2M states have to be crammed within
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Figure 1 Program pulses in ISPP. A verify operation is carried out
after each pulse. Vpp is the incremental step size of the program
pulse. Vpp0 is the initial value of the program pulse. Tverify is the verify
read time. Tpulse is the program pulse width [10].
the given constrained threshold voltage windowW. More
states will signiﬁcantly reduce the margin between states
and bit error rates (BER) will vary in response to small
changes in verify levels. Furthermore, the number of verify
levels which ISPP has to control increases from 1 (for SLC)
to 2M − 1 (for M-bit/cell MLC). In addition, as explained
in the following, the multipage architecture of MLC ﬂash
memories makes verify level control more complex than
SLC.
Most MLC ﬂash memories adopt the multipage archi-
tecture. The important property of the multipage archi-
tecture is that diﬀerent bits of a single cell are assigned
into diﬀerent pages [10-15]. Therefore, BERs of each page
can be diﬀerent. As a page is the unit of data that is pro-
grammed and read at one time, the error control coding
(ECC) should be applied within the same page. It means
that each page is composed of one or several codewords.
Therefore, ECC has to be designed for the worst page BER
and this leads to wasted redundancy for the other (i.e., bet-
ter) pages. This uneven page BER problem is an important
and practical issue and there have been several attempts
to deal with it [11-15].
To deal with this diﬀerent page BERs issue, we investi-
gate two verify level control criteria for MLC ﬂash mem-
ories. The ﬁrst criterion is to minimize the overall BER.
The second criterion is to make all page BERs equal [14].
These two criteria will be formulated as convex optimiza-
tion problems. After solving these optimization problems,
we will compare the numerical results from two criteria.
In addition, the advantages and disadvantages of the two
criteria will be discussed based on reliability, speed per-
formance, and architecture of MLC ﬂash memories. To
the best of authors’ knowledge, the convex optimization
approach for verify levels of ISPP has not been addressed
in the open literature though experimental approaches
could be investigated in industry.
An interesting way to combine the speed advantage of
SLC and the cost advantage of MLC is to use a hybrid
solid state drive (SSD) that judiciously uses both SLC and
MLC ﬂash memories. The basic idea of hybrid SSD is to
complement the drawbacks of SLC and MLC with each
other’s advantages [16-19]. Based on the architecture
of the hybrid SSD and properties of the proposed ver-
ify level control criteria, we propose a strategy to apply
the proper verify level control criterion for the hybrid
SSD. This strategy is aimed at both reliability and speed
performance.
The rest of this article is organized as follows: Section
“Cell threshold voltage distribution” discusses the cell
threshold voltage distribution under the assumption of a
Gaussian mixture model (GMM). Based on this statisti-
cal model, the overall BER and the page BER are derived.
Sections “Criteria for verify level control” and “ECC and
ﬂash memories of multipage architecture” address ver-
ify level control criteria and discuss their advantages and
disadvantages for various MLCs (M = 2 ∼ 4) consider-
ing multipage architecture and ECC. Section “Hybrid SSD
and strategy for verify level control” proposes a method to
choose these criteria for the hybrid SSD based on reliabil-
ity and speed performance. Finally, Section “Conclusion”
concludes this article.
Cell threshold voltage distribution
InM-bit/cell ﬂash memory, the cell threshold voltage dis-
tribution is composed of 2M states from S0 (the erase
state) to S2M−1 (the highest state). Even though there
are tail cells and asymmetry in cell distributions, the cell
threshold voltage distribution of ﬂash memories could be
approximated as a sum of Gaussian distributions [6,20,21].
Therefore, we will model the cell threshold voltage distri-















where x refers to the threshold voltage and fi(x) is a
Gaussian pdf with mean μi and standard deviation σi cor-
responding to the state Si. P(Si) is the probability of the
state Si. If data size is suﬃciently large and a scrambler is
used, then we can assume that P(S0) ≈ · · · ≈ P(S2M−1) ≈
1
2M with high probability.
Figure 2 shows the cell distribution of 2-bit/cell ﬂash
memories. There are four states from S0 (the erase state)
to S3 (the highest state) within the constrained voltage
windowW. The constrained voltage windowW is the dis-
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Figure 2 Cell threshold voltage distribution for 2-bit/cell ﬂash
memories. There are four states from S0 to S3. Each state Si can be
modeled by the distribution fi .
tance between the mean of the erase state and the mean
of the highest state, which is given by
W = μ2M−1 − μ0. (2)
The overall BER (i.e., BERoverall) is the total number of
erroneous bits divided by the total number of data bits
which contains data of all pages. If the Gray mapping
is used, there is only one bit diﬀerence between Si and
Si+1. For example, in 2-bit/cell MLC, states S0, S1, S2,
and S3 denote bit patterns 11, 10, 00, and 01. Probabili-
ties that cells are misread as states which are more than
two states away from the original state are much smaller
than probabilities of cells being misread as adjacent states

















where i,1 is the distance from μi to Di,i+1 and i+1,0
is the distance from μi+1 to Di,i+1. Di,i+1 is the optimal
decision level between Si and Si+1, which satisﬁes the
condition of fi(Di,i+1) = fi+1(Di,i+1) [22-24]. In addition,
σi,0 and σi,1 are used separately for convenience although














If we change the index of i,j into k and σi,j into ρk by












where allks are positive since it is natural thatμi+1 > μi.
Most MLC ﬂash memories adopt multipage architec-
tures [10]. In this multipage architecture, ECC encoding
and decoding are performedwithin each page. This means
that pages with higher BERs will suﬀer from worse decod-
ing failure rate. Therefore, the BER of each page could
be more important than the overall BER in terms of
ECC [11,13-15].
The page BER (i.e., the BER of each page) depends on
the mapping scheme that converts a state level to cor-
responding bit representation. We will deﬁne BERpagem
as the BER of page m. For example, if the 2-bit/cell ﬂash
memory adopts the Gray mapping of Table 1, the data of
page 1 are obtained by one read operation between S1 and
S2. Therefore, the BER of page 1 is determined by f1(x) and
f2(x). In order to read the data of page 2, two read opera-
tions (one between S0 and S1, and another between S2 and
S3) are required. Then the BER of page 2 is determined by
f0(x) and f1(x), f2(x), and f3(x). Therefore, page BERs for
2-bit/cell are given by





































By the same method, page BERs for 3-bit/cell adopting
the Gray mapping of Table 2 are given by
















































































Similarly, page BERs for 4-bit/cell or more could be
derived from the mapping scheme provided.
Table 1 Graymapping for 2-bit/cell ﬂashmemories
State S0 S1 S2 S3
page 1 1 1 0 0
page 2 1 0 0 1
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Table 2 Graymapping for 3-bit/cell ﬂashmemories
State S0 S1 S2 S3 S4 S5 S6 S7
page 1 1 1 1 1 0 0 0 0
page 2 1 1 0 0 0 0 1 1
page 3 1 0 0 1 1 0 0 1
The overall BER of (3) can be expressed as the mean of





The distance between the means of Si and Si+1 is μi+1−
μi = i,1 +i+1,0. We will term μi+1 −μi as the distance
from Si to Si+1, and the distance from Si to Si+1 will be
determined byi,1 andi+1,0. For all states, we will deﬁne









ρ1, . . . , ρ2(2M−1)
)
(10)
where k = i,j and ρk = σi,j by k = 2i + j. Therefore,−→
 and −→ρ will represent the all distances between states
and the tightness of program states, respectively, and they
will determine the overall BER and the page BERs. In the
ISPP scheme, −→ can be controlled by verify levels and −→ρ
by the incremental step size. In the following section, we
will propose criteria for verify level control, which means
how to determine −→ at the given −→ρ .
Criteria for verify level control
We investigate two verify level control criteria. The ﬁrst
criterion is to minimize the overall BER, which is aimed at
only reliability. The second criterion is to make page BERs
equal considering both the reliability and the multipage
architecture. These two criteria will be formulated as opti-
mization problems. If the parameters ofW (= μ2M−1−μ0)
and −→ρ are given, −→ =
(
1, . . . ,2(2M−1)
)
will be the
variables of optimization problems.
We will show that the proposed criteria for verify level
control are convex optimization problems. Therefore, the
(globally) optimal solution can be eﬃciently found using
numerical optimization techniques and the interior-point
method was used to obtain the numerical results [25].
Also, mathematical conditions for the optimal solutions of
these criteria are derived.
Criterion 1: minimize overall BER
The ﬁrst criterion is to minimize the overall BER. This cri-
































= M2M· BERoverall by (5).
The cost function g1 (·) is a nonnegative weighted sum











≥ 0 for x ≥ 0. (12)
Since k is the distance and ρk is the standard deviation,
all ks and ρks are always positive. Therefore, (11) is a
convex optimization problem and can be solved by several
numerical methods [25].
We will deﬁne the Lagrangian G1 as follows.
G1(
−→










η1, . . . , η2(2M−1)
)
. The optimal solution
of (11) has to satisfy the following Karush-Kuhn-Tucker
(KKT) conditions [25].
ηk ≥ 0, k = 1, . . . , 2
(
2M − 1)





Since all ks are positive, ηk = 0 for all k by (14),
which results from complementary slackness. Therefore,
the optimal solution will satisfy the following condition












+ λ = 0,
k = 1, . . . , 2 (2M − 1) . (15)
From (15), the optimal solution has to satisfy the fol-








) = λ (16)
Figure 3 illustrates the condition of (16) for minimiz-
ing the overall BER. In addition, Figure 3 shows that the
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Figure 3 Example of criterion 1 for 2-bit/cell. This example





which corresponds to the deﬁnition of the
optimal decision level [22-24].
If variances for all states are equal (i.e., σ 2k = σ 2), then
all ks become  = W2(2M−1) from (11) and (15). In this
case, the BER of pagem (1 ≤ m ≤ M) is given by






(17) shows that BERpagem+1 will be twice BERpagem if vari-


















. Figure 4 shows BERpage 1, BERpage 2, and BERoverall
as a function of σ for 2-bit/cell ﬂash memories. From (17),
it is seen that the ratio of page BERs for 3-bit/cell is 1:2:4.
For 4-bit/cell ﬂash memories, the ratio of page BERs will
be 1:2:4:8 [11-15]. Therefore, using criterion 1 makes the
diﬀerence between page BERs larger asM increases.
In addition, the diﬀerence between page BERs from cri-
terion 1 could increase if variances for states are not equal.
For example, it is possible that the erase state S0 has
wider distribution than other program states since the cell
threshold voltage distribution of the erase state is not con-
trolled as tightly as other program states by ISPP [8]. In
this case, more errors will occur between S0 and S1, which
results in the increase of the last page BER (BERpageM)
in the Gray mapping schemes of Tables 1 ∼ 3. Table 4
shows the increase of the diﬀerence between page BERs.
In Table 4, we assumed that the standard deviation of the
erase state (S0) is σ0 and standard deviations of other pro-
gram states (S1 ∼ S3) are same as σ . As the erase state
distribution becomes broader, criterion 1 will lead tomore
diﬀerence between page BERs.
Criterion 2: make page BERs equal
The second criterion is to make the page BERs equal [14].
In addition, the overall BER has to be made as small as
possible. Therefore, this criterion 2 for M-bit/cell ﬂash














≤ ε, m = 1, . . . ,M








= 2M· BERpagem. Therefore, from the
constraints of this optimization problem, ε will represent
the maximum value among all page BERs. While trying to
minimize ε, we can ﬁnd the optimal solution which min-
imizes the overall BER among candidates satisfying the
following condition.
BERpage 1 ≈ BERpage 2 ≈ · · · ≈ BERpageM ≈ BERoverall
≈ ε2M
(19)
In other words, even though the formulation in (18) does
not explicitly set the page BERs to be identical, it implicitly
minimizes the diﬀerence between all page BERs. Intu-
itively, if BERpagem is higher than other page BERs, the
optimization in (18) will try to reduce BERpagem andmake
it as close to other page BERs as possible.





a nonnegative weighted sum of convex function Q(·). The
convex property of Q(·) was shown in (12). Therefore,
the optimal solution can be obtained by several numerical
methods.
The Lagrangian G2 associated with (18) is given by
G2(
−→













Table 3 Graymapping for 4-bit/cell ﬂashmemories
State S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 S15
page 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
page 2 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1
page 3 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1
page 4 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1
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Figure 4 BER of 2-bit/cell ﬂash memories using Criterion 1. The constrained voltage windowW is assumed to be 5.
where−→λ =
(




η1, . . . , η2(2M−1)
)
.
The optimal solution of (18) has to satisfy the following
KKT conditions.
λm ≥ 0, m = 1, . . . ,M
λm (hm − ε) = 0, m = 1, . . . ,M
ηk ≥ 0, k = 1, . . . , 2
(
2M − 1)





As discussed in criterion 1, all ηks will be zero due to
complementary slackness of (21).
Figure 5 shows how criterion 2 works for 2-bit/cell ﬂash
memories. In order to make page BERs equal, |μ2 −μ1| =
3 +4 of criterion 2 has to be reduced compared to that
of criterion 1. Meanwhile, |μ1 −μ0| = 1 +2 and |μ3 −
μ2| = 5 + 6 will be larger than those of criterion 1.
Table 4 BERpage 2/BERpage 1 for 2-bit/cell ﬂashmemories
(W = 5)
σ σ0 = σ σ0 = 2σ σ0 = 3σ σ0 = 4σ
0.20 2.00 2.55 3.16 3.83
0.22 2.00 2.56 3.19 3.89
0.24 2.00 2.57 3.22 3.97
0.26 2.00 2.58 3.26 4.04
0.28 2.00 2.59 3.30 4.12
0.30 2.00 2.61 3.34 4.21
From (21), we can obtain following conditions for the
optimal solution of 2-bit/cell ﬂash memories.
∂G2
∂ε
= 1 − λ1 − λ2 = 0,
∂G2
∂i








= 0, i = 3, 4,
∂G2
∂j








= 0, j = 1, 2, 5, 6
(22)
If one of λms (for m = 0, . . . ,M) is zero, then all λms
should be zero since ∂G2
∂k





for all k. However, if all λms are zero, the condition of 1 −
λ1−λ2 = 0 in (22) cannot hold. Therefore, we can see that
λm 
= 0, which results in hm − ε = 0 by KKT conditions
Figure 5 Example of criterion 2 for 2-bit/cell. This example
illustrates the condition which makes page BERs equal and minimizes
the overall BER as far as possible.
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of (21). It means that all page BERs will be equal for the






= 2M · BERpagem
)
.
Taking into account the aforementioned discussions,
the conditions of (22) can be modiﬁed by
























, j = 1, 2, 5, 6
(23)
which are illustrated in Figure 5.
Figure 6 shows the numerical results of criterion 2 for
2-bit/cell ﬂash memories when variances for all states are
equal to σ . All page BERs and the overall BER are made
equal by criterion 2. Even if variances for all states are
not equal, the optimal solution can be obtained by the
same method.
It is worth mentioning that the overall BER from crite-
rion 2 is worse than that from criterion 1. The reason is
that the overall BER increases when we try to make page
BERs equal. Figure 7 shows the degradation of the overall
BER from criterion 2 compared to criterion 1 for 2-bit/cell
ﬂash memories. In order to measure this degradation, we
will deﬁne the degradation ratio γ given by
γ = BERoverall from criterion 2BERoverall from criterion 1 . (24)
Figure 8 shows the degradation ratio γ for 2-bit/cell, 3-
bit/cell and 4-bit/cell ﬂash memories where we assume
that variances for all states are same. For 2-bit/cell, γ is
about 1.05, which means that the degradation of the over-
all BER is 5%. Meanwhile, the degradation of 3-bit/cell is
about 14% (γ ≈ 1.14) and the degradation of 4-bit/cell is
about 25% (γ ≈ 1.25). These results reveal that equalizing
page BERs causes an increase of the overall BER.
Verify level control criteria and charge leakage
After programming data into ﬂash memories, the cell
threshold voltage distribution can change because of
charge leakage. The cell threshold voltage distribution
change due to charge leakage can be modeled as a change
in the mean and the variance of the distributions, i.e., [6]
μpost = μpre + μshift,
σ 2post = σ 2pre + σ 2shift,
(25)
where μpre and σ 2pre are the mean and the variance before
charge leakage. μpost and σ 2post are the mean and the vari-
ance after charge leakage.μshift and σ 2shift are themean and
the variance of threshold voltage shift by charge leakage.
μshift and σ 2shift depend on the program and erase (P/E)
cycle count, retention time and temperature [6].
The proposed verify level control criteria should be
applied based on μpost and σ 2post because μpost and σ 2post
will determine the BER of ﬂash memories. Therefore, we
have to control μpre and σ 2pre considering the amount of
μshift and σ 2shift. Basically, μpre and σ 2pre can be controlled
by verify levels and the incremental step sizeVpp of ISPP
though physical mechanisms such as cell-to-cell inter-
ference, program disturbance, and background pattern
dependency also aﬀect μpre and σ 2pre [5,7,8].
Figure 6 BER of 2-bit/cell ﬂash memories using Criterion 2. The constrained voltage windowW is assumed to be 5.
Kim et al. EURASIP Journal on Advances in Signal Processing 2012, 2012:196 Page 8 of 13
http://asp.eurasipjournals.com/content/2012/1/196
Figure 7 Comparison between the overall BER from the two criteria. The constrained voltage windowW is assumed to be 5.
Via chip testing, we can measure the amount of μshift
and σ 2shift as a function of P/E cycle count and reten-
tion time [6]. However, the allowable maximum values of
μshift and σ 2shift are generally used because ECC has to
be designed to guarantee the reliability even in the worst
case, which is also called end-of-life (EOL). EOL assumes
the allowable maximum P/E cycle count and the allow-
able maximum retention time. Therefore, it is a practical
method to apply the proposed verify level control criteria
based on μpost and σ 2post of EOL. In this case, μpost and
σ 2post should be used to formulate the convex optimization
problems shown in (11) and (18). Other than this minor
modiﬁcation, no additional change is required for our
proposed mathematical formulations.
Verify level control criteria and other statistical
distributions
We will extend these proposed verify level control criteria
for other distributions. Suppose that the threshold volt-
age distribution of each state Si can be approximated as an
Figure 8 Degradation ratio γ for 2∼4-bit/cell ﬂash memories. The constrained voltage windowW is assumed to be 5.
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arbitrary distribution φi(x) which has a maximum value
at x = νi (i.e., νi is the mode of φi(x)). Instead of (2), the
constrained voltage windowW will be deﬁned by
W = ν2M−1 − ν0. (26)
The distance between Si and Si+1 will be deﬁned as νi+1 −
νi instead of μi+1 − μi and it is assumed that νi+1 > νi
for all i. In the case of Gaussian distributions, μi and νi are
same.
Then, the error probability between Si and Si+1 (i.e.,
Ei,i+1) is given by
Ei,i+1 = P(Si) ·
∫ ∞
νi+i,1




where P(Si) is the probability of Si. In addition, i,1 is the
distance from νi to Di,i+1 and i+1,0 is the distance from
νi+1 to Di,i+1. Di,i+1 is the decision level between Si and
Si+1.
Since νi and νi+1 of (27) are also variables which are
determined by −→ =
(
1, . . . ,2(2M−1)
)
, we will modify
(27) as follows.
Ei,i+1 = P(Si) ·
∫ ∞
ν0+i,1




where φi,−(t) = φi (t + (νi − ν0)) and φi+1,+(t) =
φi+1
(
t − (ν2M−1 − νi+1)). ν0 and ν2M−1 are ﬁxed value by
(26).
The overall BER and the page BERs of M-bit/cell MLC
ﬂash memories are nonnegative weighted sums of Ei,i+1
for i = 0, . . . , 2M − 2. Therefore, if Ei,i+1 is a convex func-
tion of i,1 and i+1,0, the proposed verify level control
criteria will be convex optimization problems.
The Hessian matrix of Ei,i+1 is given by
If φi,−′(ν0 +i,1) = φ′i(νi +i,1) ≤ 0 and φi+1,+′(ν2M−1 −
i+1,0) = φ′i+1(νi+1 − i+1,0) ≥ 0 (i.e., ∇2Ei,i+1 is pos-
itive semideﬁnite), Ei,i+1 is a convex function. Therefore,
the conditions of φi(x) for convex optimization problems
are given by
φ′0(x) ≤ 0 for x > ν0,
φ′i(x) ≥ 0 for x < νi and φ′i(x) ≤ 0 for x > νi,
i = 1, . . . , 2M − 2
φ′2M−1(x) ≥ 0 for x < ν2M−1,
(30)
which mean that φi(x) should be a unimodal distribution
for convex optimization.
Since the measured threshold voltage distributions of
recent ﬂash memory products [2-4] are unimodal, the
proposed verify level control criteria can be eﬀectively
applied to ﬂash memories. In addition, the proposed ver-
ify level control criteria can be applied to other memo-
ries such as phase change memory (PCM) because the
measured distributions of PCM in literature seem to be
unimodal [26-28]. Especially, [26] claims that the distribu-
tions of PCM could be approximated by the log-normal
distribution in spite of the anomalous tail. Therefore, our
proposed verify level control criteria are expected to be
useful in PCM.
ECC and ﬂashmemories of multipage architecture
When algebraic ECC such as Bose, Chaudhuri, and Hoc-
quenghem (BCH) codes are used in a binary symmetric
channel (BSC) with bit error probability p, the word error







pi (1 − p)n−i (31)
where n is the codeword length and t is the error cor-
recting capability. The bound becomes an equality when
the decoder corrects all combinations of errors up to and




















[− P(Si) · φi,−′(ν0 + i,1) 0
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than t (i.e., bounded distance decoder) [29,30]. In this
article, the bounded distance decoder will be considered.
Once ECC parameters such as n and t are selected, the
WER is a function of only p.
Though errors in ﬂash memories are generally not sym-
metric, the asymmetric component of errors could be
minimized if the decision level are selected appropriately
[22-24]. For example, for 2-bit/cell ﬂash memories, the
errors of page 1 will be symmetric if we select the deci-











in (6). Similarly, the errors of page 2 can be sym-























In the case of σi = σi+1, the decision level D̂i,i+1
which makes the errors symmetric is equal to the optimal
decision level Di,i+1 as follows.
Di,i+1 = D̂i,i+1 = 12 (μi + μi+1) (32)
Although σi 
= σi+1, if σi is not substantially diﬀer-
ent from σi+1, the diﬀerence between Di,i+1 and D̂i,i+1 is
almost negligible [22]. Therefore, the BER based on D̂i,i+1
is similar to that based on Di,i+1. Considering these, we
will use (31) to calculate the WER of ﬂash memories [31].
Inmost of ﬂashmemories, program and read operations
are performed in page units [10]. Therefore, ECC encod-
ing and decoding are also performed in page units [13-15].
It means that theWER of each page depends on each page
BER which corresponds to p in (31). Therefore, the overall













is the WER of pagem.
Theorem 1. If 0 <= p <= tn−1 , then WER(p) of (31) is
a convex function of p.
Proof. WER(p) of (31) can be computed from the
incomplete beta function Ix(a, b) [32].
WER(p) = Ip(t + 1, n − t)





xt (1 − x)n−t−1 dx
The second derivative of WER(p) is given by
d2WER(p)




pt−1 (1 − p)n−t−2 {t − p(n−1)}.
Therefore, d
2WER(p)
dp2 >= 0 when 0 <= p <= tn−1 . 
Generally, the operation range of ECC satisﬁes the con-
dition of 0 <= p <= tn−1 . By the convex property of

















Figure 9 Comparison between the overall WER from criterion1 and from criterion 2 for 2-bit/cell. The BCH code
(n = 8752, k = 8192, t = 40) is applied. The constrained voltage windowW is assumed to be 5.
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Figure 10 Comparison between the overall WER from criterion1 and from criterion 2 for 2-bit/cell, 3-bit/cell and 4-bit/cell. The BCH code
(n = 8752, k = 8192, t = 40) is applied. The constrained voltage windowW is assumed to be 5.
(34) reveals that the overall WER would be improved by
interleaving. If the interleaver is applied for the whole data
from page 1 to page M, all page BERs will be averaged
into the overall BER of (8) and the overall WER would be
improved according to (34). In other words, minimizing
the overall BER (i.e., criterion 1) is preferred over achiev-
ing identical page BERs (i.e., criterion 2), if interleaving is
applied.
Actually, the application of interleaving and similar
ideas have been proposed in order to resolve the uneven
page BER problem and improve the reliability [11,12].
However, the adoption of interleaving will slow down the
program and read speed performance because the inter-
leaver should wait to collect at least M pages data before
program and read operation in the multipage architec-
ture. Especially, random speed performance would be
more degraded than sequential speed performance when
employing an interleaver (see Section “Hybrid SSD and
strategy for verify level control”).
Therefore, criterion 2 could be a practical alternative
for ﬂash memories because it does not degrade the speed
performance and exhibits only slight degradation of the
overall BER as shown in Figure 8. In addition, criterion
2 does not require large memory buﬀer for interleaving.
Figure 9 shows that the overall WER from criterion 2 is
much better than that of criterion 1 without interleav-
ing and only slightly worse than that of criterion 1 with
interleaving for 2-bit/cell ﬂash memories.
However, the WER degradation of criterion 2 will
increase as M increases as shown in Figure 10. The rea-
son is that the overall BER from criterion 2 will be much
worse than that from criterion 1 for large M as shown in
Figure 8. Therefore, criterion 2 would not be appropriate
for largeM in terms of the reliability.
Hybrid SSD and strategy for verify level control
In order to reduce the cost of SSD and maintain the speed
performance and the durability, the hybrid SSD has been
proposed [16,17]. The basic idea is to use both SLC ﬂash
memories and MLC (usually 2-bit/cell) ﬂash memories.
The SLC ﬂash memory has an edge over the MLC ﬂash
memory in terms of the speed performance and the dura-
bility. However, the MLC ﬂash memory is cheaper than
the SLC ﬂash memory. Therefore, combining them can














Figure 11 The architecture of the hybrid SSD [18]. The hot and
cold detection module separates hot data from cold ones
dynamically.
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Recently, many ﬂash translation layer (FTL) mapping
schemes classify incoming data into hot and cold based
on the access frequency and size. If a data is updated
frequently, it is referred to as hot, and otherwise cold.
Generally, small data are accessedmore often, and they are
classiﬁed as hot data. Meanwhile, cold data correspond to
bulk writes at low frequencies [16,18]. The speed perfor-
mance of SSD is classiﬁed into random speed performance
and sequential speed performance. The random speed
performance is measured in input/output operations per
second (IOPS) and the sequential speed performance is
measured by transfer rate or throughput such as MB/sec
[33]. Considering the characteristics of hot and cold data,
we see that the random speed performance is a pivotal fac-
tor for hot data and the sequential speed performance is
important for cold data.
Figure 11 illustrates the architecture of the hybrid SSD.
In this architecture, the hot and cold detection module
separates hot data from cold ones dynamically and directs
them either to SLC or MLC based on the decision. Before
SLC ﬂashmemories run out of free blocks, the hybrid SSD
performs garbage collection to merge valid cold data of
SLC and move them into MLC [18].
Based on this architecture of the hybrid SSD, we pro-
pose that criterion 1 with interleaving is suitable for stor-
ing cold data in MLC because the interleaving would have
only a small impact on the sequential speed performance
for the cold data access and the garbage collection. Of
course, we do not need to consider the verify level control
criterion for SLC.
In addition, we can anticipate a lower cost and high den-
sity hybrid SSD which combines two types of MLC ﬂash
memories. For example, 2-bit/cell may replace SLC and
4-bit/cell may be used in place of 2-bit/cell. Unlike the
conventional hybrid SSD which combines SLC and MLC
of 2-bit/cell, we have to consider the verify level control
criterion for both hot and cold data. We propose that
criterion 2 will be appropriate for 2-bit/cell ﬂash memo-
ries which mainly deal with hot data. For 4-bit/cell which
usually stores cold data, criterion 1 with interleaving will
be suitable considering the sequential speed performance
and the reliability.
Conclusion
In this article, we investigated the verify level control
criteria of ISPP for MLC ﬂash memories. These criteria
are formulated and solved by convex optimization. Crite-
rion 1 can minimize the overall BER, however it requires
interleaving in multipage architecture which reduces the
speed performance. Criterion 2 is suitable for multipage
architecture especially for 2-bit/cell ﬂash memories. The
problem of criterion 2 is that the error rate degradation
will increase for more bits per cell.
Based on these advantages and disadvantages of verify
level criteria, we investigated the application of verify level
control criteria for the hybrid SSD. By selecting the proper
criterion considering the architecture of the hybrid SSD,
we can achieve both reliability and speed performance.
The verify level control criteria and the proposed for-
mulation of optimization problems can be extended to
other emerging memories such as PCM which are mod-
eled by unimodal distributions.
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